

PCT

WORLD INTELLECTUAL
PROPERTY ORGANIZATION
Interr.



INTERNATIONAL APPLICATION PUBLISHED

(51) International Patent Classification ⁶ :

G09G 3/36

A1

WO 9602908A1

(43) International Publication Date: 1 February 1996 (01.02.96)

(21) International Application Number: PCT/US95/08892

(22) International Filing Date: 14 July 1995 (14.07.95)

(30) Priority Data:
08/274,936 14 July 1994 (14.07.94) US

(71) Applicant: HONEYWELL INC. [US/US]; Honeywell Plaza,
Minneapolis, MN 55408 (US).

(72) Inventor: JOHNSON, Michael, J.; 12809 North Second Street,
Phoenix, AZ 85022 (US).

(74) Agent: JOHNSON, Kenneth, J.; Honeywell Inc., Honeywell
Plaza - MN12-8251, Minneapolis, MN 55408 (US).


(81) Designated States: CA, JP, European patent (AT, BE, CH, DE,
DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

*Before the expiration of the time limit for amending the
claims and to be republished in the event of the receipt of
amendments.*

(54) Title: DRIVER ERROR COMPENSATION IN A FLAT PANEL DISPLAY



(57) Abstract

A method and apparatus for providing error voltage compensation in a flat panel display. Voltage errors in a column driver for a flat panel display are compensated for by first measuring the voltage level at each column during a known signal level period and comparing it against a known or reference value. This voltage error signal is then stored in an error memory according to column location. During normal operation of the flat panel display, the memory is accessed every time a particular column is scanned. The error voltage is retrieved and added to the raw video signal in order to remove any voltage offset which is introduced in the column driver electronics. This error voltage compensation substance eliminates any streaking which may appear on a display screen.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

Driver error compensation in a flat panel display

FIELD OF THE INVENTION

The invention relates to flat panel displays, and more specifically to eliminating
5 streaking and other visual anomalies in flat panel displays.

BACKGROUND OF THE INVENTION

Liquid crystal display (LCD) technology is being developed as a possible
successor to cathode ray (CRT) technology for many applications. LCD technology
offers important advantages, such as higher reliability and reduced power, size and
10 weight. However, in the current state of development, LCD image rendering capability
falls short of that being achievable using CRTs. The present invention addresses a
technical obstacle in LCD's which is vertical streaking that appears on display screens,
especially when the video signal calls for a black screen.

The cause of the streaking problem can be better understood after a short
15 discussion on the operation of a typical liquid crystal display. As is well known, an
LCD is made up of a series liquid crystal cells aligned in rows and columns. Row and
column lines run between the liquid crystal cells and carry voltage signals which turn on
and off particular cells according to an incoming video signal. The amount a particular
picture element turns on is controlled by the voltage level of the column line. For
20 example, 0 volts on the column line may be a completely "off" (black) picture element
and 20V may be a completely "on" picture element. The voltage signals are provided to
the column lines by the column driver. The column driver receives the raw video signal
as well as various clock and sync pulses, and outputs voltage signals in synchrony with a
row driver such that the picture elements are activated in a raster scan format as in a
25 CRT. One element per column (but many columns per row) is activated at a time and
the image is continually refreshed.

The driver mechanism in an LCD is typically comprised of a series of
interconnected integrated circuits (IC's). Each IC is responsible for transmitting an
image signal over a set number of columns. During operation of the display, voltage

errors are introduced into the column lines from a variety of sources. Any electronic component within the driver has the potential to add even a minimal voltage to the signal sent out over the column lines. Because a different IC drives a different set of columns, the subtle differences among the IC's can result in different voltage levels being transmitted over the columns.

As an example, assume that there is a linear panel that has a peak gray (white) when driven by a 20 volt signal. With such a display, a just noticeable difference (JND) would appear if the line were driven approximately 0.12 volts lower. This can be derived from human vision models. According to these models, the worst case scenario occurs when displaying black because less intensity change is necessary for a JND. That intensity can correspond to a column line being driven at .006 volts higher. Performance requirements predicate that the voltage range be limited to ± 3 millivolts over a range of 0-18 volts for graphics. Holding this tolerance can be difficult especially in light of the fact that the standard CMOS op amps used in the drivers typically exhibit ± 150 millivolts offset. Drivers using an array of switches and precision voltage sources have become the method of choice, but this becomes clumsy as analog gray scale behavior (or a large number of gray levels) is approached. Therefore, the goal in the design of the electronics for a liquid crystal display is eliminating or significantly reducing the error voltage over the range of operation for the driver.

It is the object of the present invention to provide voltage offset compensation for a liquid crystal display so as to eliminate streaking over the display's full operating range.

SUMMARY OF THE INVENTION

Disclosed herein is an error convergence circuit for a flat panel display. The error convergence circuit is incorporated into a flat panel display which has column drivers which receive a video signal and transmit image signals for individual picture elements in the liquid crystal matrix over column lines. The convergence circuits include a selective switch which is in electrical contact with the driver so as to receive

the image signals which are transmitted over predetermined display columns.

Connected to the selective switch is a voltage measurement device which compares the voltage of the image signal with a reference voltage. The voltage difference between the two signals is stored in a memory as an error signal in one-to-one correspondence with the particular driver which outputs the image signal. This error signal is read from the memory, modified, and added into the incoming video signal every time that the particular driver from which the error signal was generated is driven.

In operation, as the different drivers are transmitting an image signal over the columns, the selector switch picks a particular driver and measures a magnitude of the image signal output over a column. This voltage signal is compared to a reference value and if this voltage signal is either greater or less than the reference value an error signal proportional to the difference is stored in a memory. Every time that this particular driver is driven in the future, the memory is accessed and a signal proportional to the error value is added to the video stream so as to compensate for any voltage offset.

The addition of this error signal to the video stream eliminates any streaking which may occur on the display. The error convergence circuit changes the magnitude of the signals into the drivers so that each driver is compensated for any voltage errors which may be introduced into the image signal by the switching elements including op amps, transistors, resistors, capacitors, etc., as well as by any tolerances built up over time and temperature, or part to part variations.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a prior art flat panel display system.

Figure 2 is a block diagram of the preferred embodiment of the invention incorporating the error convergence circuit.

Figure 3 is a block diagram of the individual components of the error convergence circuit.

Figure 4 is a timing diagram of the end of row clock, top of row pulse and pixel clock signals for a 2x5 flat panel display.

Figure 5 is a diagram of the first embodiment of the invention showing in particular the electrical connection between one column per driver set and the selector switch.

Figure 6 is a diagram of the second embodiment of the invention showing in particular the electrical connection between each column of a driver and the selector switch.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Disclosed in Figure 1 is a simplified block diagram of a prior art flat panel display system. As shown, the flat panel display 2 which is made up of a matrix of liquid crystal cells is connected to both row driver 4 and a column driver 10. Both drivers include multiple IC drivers, each chip provides image signals over a set number of rows and columns. Fed into the drivers are a variety of clock signals such as the pixel clock, the end of row clock 5 and the top row pulse 3. The function of these signals will be described in greater detail below. Also fed into the column driver is video signal 6. The video signal contains the image information which is translated onto the flat panel display 2.

In operation, the video signal comes in over line 6 and is fed into the column driver 10. As the video is fed into the column driver 10 it is clocked into a row long shift register (or a set of shift registers acting in parallel to provide coverage to the entire set of columns on the flat panel). Included in the column driver is a voltage level translator, amplifiers and/or switches, and a row long register file. At the receipt of an end of row pulse, data is transferred from the shift register to the register file and on through the register file to the level translator and the amplifiers, and/or switches. In this way, the individual column driver IC chips transmit the image signals to the individual columns. In synchrony with signals transmitted over the row lines by the row drivers, the column driver IC's activate the individual liquid crystal cells in order to form an image.

A drawback of the prior art flat panel display system is that all types of drivers have a measurable amount of offset evidenced in their outputs. Switches and other

components in the driver can add a voltage error to the video signal which is transmitted over the columns. This voltage error creates objectionable visual artifacts which appear as vertical streaks on the screen. These streaks and artifacts are what the present circuit is incorporated into the system to eliminate.

5 The present flat panel display with the error convergence circuit is shown in Figure 2. As with the prior art system column and row drivers provide signals to the flat panel display in order to generate an image. The type of flat panel displays which may be used are of the types which employ column drivers, active matrix and passive matrix types of liquid crystal displays being examples. The row and column drivers each
10 receive timing signals which synchronize the transmission of the signals. Incorporated into the circuit is the error convergence circuit 20 and the selective switch 12. In the particular embodiment shown in Figure 2, the selective switch is in direct electrical connection with the individual column lines of the flat panel display. This is merely one embodiment, and is not meant to limit the scope of the invention.

15 The selector switch is in electrical connection with both the column lines and the error convergence circuit and is a multi purpose switch which routes signals transmitted over the column lines. The selector switch switches to a particular column on a rotating basis and directs that signal into the error convergence circuit 20.

 The elements which make up the error convergence circuit are shown in detail in
20 Figure 3. The image signal which passes through the selector switch 12 is transmitted to the error measurement device 22. A control signal from controller 28 determines which column the selector switch makes electrical contact with. Connected to the error measurement device 22 is reference voltage 26. The error measurement device in the preferred embodiment is a comparator and the reference voltage is input into one node
25 of the comparator while the image signal from the columns is input in the other. The signal output from the comparator is an error voltage which is the difference between the column voltage(s) and the reference voltage(s).

 Error measurement device 22 is in electrical connection with error memory device 24. This memory device stores the error voltage values for each column of the

display or each group of columns. Information input into the memory device is under the direction of controller 28 and is given an address in the memory according to the column or group of columns the error voltage was generated from. Controller 28 is a microcontroller or a microprocessor type of device. The microcontroller may have a scratchpad memory which can be used to implement the error memory function. One function of the controller 28 is to direct the flow of information into and out of the error memory. Implied in this controller is an address generator that provides read and write addresses to the error memory. In the present embodiment where the error signal is read directly from the error memory device 4 by the controller, the error signal is adjusted by a function, for example, a gain factor and routed to the error corrector component 29 for subsequent readout in real time, in synchrony with the raw video stream. The error correction device stores the value needed by the system to eliminate the voltage error. However, if the gain of the system is unity, the error correction device and the error memory may be identical and implemented as the same device. However, it is most likely that the two memories will have a different voltage offset and amplitude range than the signal needed to drive the convergence circuit. The modified error signal read from the error correction device 29 is added to the video stream through adder 32. The adder 32 is implemented as either a digital or analog device. Using an adder is one implementation, though any input into the column driver which can effect error correction is a possible substitute.

Row and column timing block 30 emits standard timing signals or derivatives thereof called row and column timing signals or sync pulses. The row and column timing for the display results from accessing three signals shown as V, H and P. V is the top row pulse which tells the system when the picture bottom has been reached during the scans and it is time to begin at the top of the screen and refresh the image from top to bottom. The H signal is the end of row clock which performs a similar function but horizontally tells the system when the right side of the screen has been reached and it is time to return to the left and start a new row. The P signal, shorthand for pixel clock, designates when counted from the left edge of the screen, where the raw

video stream is horizontally. As stated above, its used to determine precisely the column position. The controller uses these signals to determine which column line should be at what voltage at a given moment. If, for example, raw video is routed to the controller, then the controller can determine which voltage should be present on the column for all positions. This is used to either drive the reference signal block or the error corrector block 29.

To better understand the use of the sync signals, a timing diagram shown in Fig. 4 has been provided which indicates how the particular pixel which is activated is located and identified during operation of the flat panel display. The timing diagram shown is for a flat panel screen which is 5 columns wide and 2 rows deep. As is well known in the art, many flat panel displays have millions of pixels, and the display shown here is merely a simplified example.

In the present system, transitions in the timing or synch pulses indicate that a certain point has been reached in the scanning of the image in the display and that it should be begun again from another point on the screen. The high pulses of the end of row clock reset the row counter so that the count may begin again from the left. Similarly, the top row pulse resets the row counter when the bottom of the screen is reached. Between the combination of the column counter and the row counter, the particular pixel being scanned at a particular time can be identified.

In order to provide the voltage correction, the first step is to generate the error signals for the particular columns. The selector switch is used to switch to a column under test, and the image signal on the column is measured and compared to the expected value. The selector switch must use a switching device technology that when combined with the measurement device exhibits low offset voltages relative to each other. The offset of the switch elements attached to each column group must be less than about 6 millivolts absolute or relative to each other. In the preferred embodiment MOSFET switching devices are used for meeting this requirement. It can be designed to exhibit much less than 6 millivolts offset from input to output. Switches designed and built by Gould are one example of available low offset voltage MOSFET capability.

In the preferred embodiment of the invention, the error signals for the columns are generated during a time period when the video is black. A priori information sets what voltage should correspond to a black image. Reference voltage 26 may be implemented at a constant black video voltage level and the sampling of the column voltages may be done during horizontal and/or vertical sync periods when the video is known to be black, which is typically zero voltage with respect to the back plane voltage applied to the flat panel. If the system is implemented to observe errors during fixed periods when the voltage levels are zero (black video), then transmitting the raw video stream to the controller is not necessary.

In another embodiment of the invention, the error voltage signals can be measured during normal operation of the display using a particular shade of gray. When using shades of gray two approaches are feasible: 1) the test signal is visible to viewer and 2) the test signal is not visible to the viewer.

In the first method, the test gray is allowed to be seen. It may be disruptive to the picture presented unless the gray shade chosen is part of the picture anyway. For a particular gray level, a point is picked on the screen, and in time the gray shade appears and the column drive corresponding to that point and position can be sampled. This is possible when the video stream going to the panel is available to the controller and this portion of the video signal is upstream in time by at least one row time (16 microseconds for a 1024 x 1204 pixel display, convenient, but not necessary). The controller, if allowed to monitor the incoming video stream can set the switches to select the correct column drive output for measurement and evaluate the measurement result. It has the a priori information to set up the test.

In the second method, the objective is to render the test invisible to the viewer (which may be done effectively using the method above) by using an arbitrarily selected voltage that may or may not be part of the image displayed on the screen. In this case the voltage level can be rendered on the screen for just one row or frame time (typically 16 microseconds or 16 milliseconds, respectively) or some equivalently short period to keep it from being visually obtrusive. Another way is to apply a known voltage during a

vertical blank. The row signals may be held to select no rows while the test voltage is applied. This is known as the deselect mode. For many types of displays the row deselecting voltage is negative, -15 volts for active matrices, or a V_{cutoff} or approximately 1.5 volts for passive matrices. V_{cutoff} is the voltage which supplies
5 insufficient energy to activate the liquid crystal from its resting state.

During blanking periods, black is applied or the last voltage displayed is left. This method asserts a to-be-measured target voltage instead, and keeps it from being visible by pulling away the active drive level on the row. Modern row drivers can be altered to allow this to happen or in the preferred solution can be driven in such a
10 manner as to allow standard drivers to be used as they are. This implies the control signals available today are used to deselect the row driver from being in the activation state, a positive voltage like 10 volts for active matrices and V_{on} for passive matrices.

Convenient control signals to use for this purpose are the clock signal and the data in signal. The clock signal shifts a galloping one (on-state logic level) from the
15 data-in signal through the row driver (which is a shift register followed by a level translator to get to the voltage range for the panel and an amplifier/switch which drives the panel and is connected to the row lines). By walking a 1 through the shift register from top to bottom the clock and shift register activate each row or pair of rows successively in the panel. The data-in signal is set to a one for one row time at the top
20 of the screen, and lowered to zero till the scan returns to the top of the screen.

Regardless of the method used to generate the error signals, these signals resulting from the comparisons are stored in the memory and a priori information is used to set the correction function which is a function of the error signal as well as the AC and DC electro-optic gains of the system. These gains are a function of
25 temperature, image coherence, timing, aging, liquid crystal material, polarizer settings and driver offset. The controller makes these changes and stores the modified error signals in the error corrector. When a particular column or driver is driven during operation of the display, the controller retrieves the modified error signal for that

column or driver and it is combined with the raw video stream through the adder, or other suitable pathway (typically the voltage reference supplies a selector type of driver).

The operation of the present system can be better understood by the following example. During the initial stage of operation of the flat panel display, the video signal is black meaning that the voltage measured at the column should be 0 volts. But, for example, if column N is at 60 millivolts and the selector switch has an offset of 4 millivolts, the measuring device will measure 64 millivolts for column N. At this point, the memory device stores 64 millivolts for column N as an error voltage in the error memory. The controller then measures the next column either during the current vertical synch period or over many periods and stores away a complete list of error voltages for all columns or column groups.

The controller applies appropriate gain functions to the error values. For example, if the raw video is 2 volts per pixel and the column driver amplifies that by a factor of ± 5 so the output is ± 10 volts. The polarity is a function of odd/even frame drive to prevent electroplating in the liquid crystal. The controller via a priori information senses that this is an even frame and that the system gain and the polarity is positive. So the gain for this even column is $+5$, the error that should go to the adder is $-64/5$ millivolts. The error corrector 29 receives a $-64/5$ value and it is stored in a storage cell for column N. During operation of the display, the error corrector table 7 is readout in synchrony with the raw video stream. The error for column N is read directly into the adder where the adjustment is made. The adder feeds in a voltage to the column driver that is $-64/5$ plus the raw video signal. The specific timing elements and implementation are subject to optimization criteria (cost, power, size, level of integration ...) of each system.

A detailed view of the interaction between the selector switch 12 and the column driver is shown in Figure 5. As is well known in the art, column drivers are comprised of a series of driver ICs (though integrating drivers onto panels is an emerging technology). The driver ICs 42-48 provide the image signals over a predetermined number of columns in the flat panel display 2. Each driver IC is then connected to the

other operating electronics within the column driver. In the first embodiment of the invention, the selector switch is in electrical connection with only one driver from each driver IC. This setup offers the advantage that the columns that come from each driver IC experience nearly identical offset due to switching elements within the individual driver ICs. By measuring the voltage offset on just one column per IC it provides an accurate representation of the voltage errors on the other columns within the IC. This design is simple because it does not require that a line run from every column to selector switch 12.

The second embodiment of the invention is shown in Figure 6. In this particular case, error measurement lines run from every column on a particular IC (or driver array on an integrated driver). This allows for precise error voltage control in applications where this kind of compensation is required. The selector switch is adapted to handle the multiple inputs from each column of each driver IC.

The foregoing is a description of a novel and nonobvious error convergence circuit. The applicant does not intend to limit the invention through the foregoing description, but instead define the invention through the claims appended hereto.

I claim:

CLAIMS

1. A convergence circuit for providing voltage error compensation in a flat panel display, where the flat panel display has a plurality of column driving means which receive a video signal column driver input and provide image signals to pixel
5 columns of the flat panel display comprising:
- means to receive the image signals from each of said driving means and to compare the magnitude of the image signals against a reference signal of a known magnitude;
- first memory means to store error signals which are proportionate to the
10 difference between the image signals output by said driving means and said reference signal, said error signals are stored in said memory according to an address which corresponds to the driving means from which the error signal was generated; and
- means to retrieve the error signals from said memory means which corresponds to the driving means currently being driven by the video signal, modify said error signal,
15 and combine the modified error signal with the video signal column driver input to provide voltage error compensation for the column being driven by one of said driving means.
2. The convergence circuit for providing error compensation in a flat panel
20 display of claim 1 wherein the image signals are read from the columns by a selector switch which provides an electrical connection to the driving means being driven.
3. The convergence circuit for providing error compensation in a flat panel display of Claim 2 wherein the reference signal is provided by a reference voltage
25 source, the reference voltage source is compared against the magnitude of the image signal by a comparator which is in electrical connection with the selector switch, said comparator outputs the error signal to said memory means.

4. The convergence circuit for providing error compensation in a flat panel display of Claim 3 further comprising an adder which adds the modified error signal to the video signal column driver input.

5. The convergence circuit for providing error compensation in a flat panel display of Claim 4 wherein a microcontroller or microprocessor controls the selector switch, assigns addresses to the error signals stored, generates the modified error signals which are proportional to the error signals, and provides the modified error signal to adder in synchrony with the video signal column driver input and the driving means currently being driven.

6. The convergence circuit for providing error compensation in a flat panel display of Claim 5 wherein a second memory means in electrical contact with said microcontroller or microprocessor stores the modified error signal and outputs the modified error signals in synchrony with the video signal column driver input.

7. The convergence circuit for providing error compensation in a flat panel display of Claim 6 wherein the reference voltage source is at zero volts and the video signal column driver input is at a corresponding level when the error signals are generated and stored in the first storage means.

8. The convergence circuit for providing error compensation in a flat panel display of Claim 6 wherein the microcontroller or microprocessor varies the reference voltage source magnitude according to the magnitude of the video signal column driver input.

9. The convergence circuit for providing error compensation in a flat panel display of claim 2 wherein the selector switch is connected to every one of the columns of the liquid crystal display.

10. The convergence circuit for providing error compensation in a flat panel display of claim 2 wherein the selective switching means is connected to one column per each of said driving means.

5

11. The convergence circuit for providing error compensation in a flat panel display of claim 1 wherein the flat panel display is of the active matrix type.

12. The convergence circuit for providing error compensation in a flat panel display of claim 1 wherein the flat panel display is of the passive matrix type.

10

13. A method of reducing error signals in a flat panel display, where the flat panel display has a plurality of column driving means which receive a video signal column driver input and provide image signals to pixel columns of the flat panel display, comprising the steps of:

15

identifying a number of the pixel columns of the flat panel display to monitor;
measuring the signal intensity on each of the identified pixel columns while the column is being driven;

comparing the magnitude of the signal on the identified column being driven to a reference signal and generating an error signal which is the difference between the signal on the column being driven and the reference signal;

20

storing the error signal in a first memory with an address associated with the column being driven; and

during operation of the flat panel display, retrieving the error signal from the memory, modifying the error signal, and adding the modified error signal to the video signal column driving input while the particular column associated with the error signal is being driven;

25

14. The method of reducing error signals in a flat panel display of Claim 13 wherein the modified error signal is stored in a second memory with a second address corresponding to the column being driven, the modified signal is retrieved from the second memory and added in synchrony to the video signal column driver input.

5

15 The method of reducing error signals in a flat panel display of Claim 13 wherein the error signals are generated during a predetermined test period when the flat panel display is not in operation and the video signal column driver input is of a known value.

10

16. The method of reducing error signals in a flat panel display of Claim 15 wherein the reference signal is at zero volts when the video signal column driver input is at a corresponding level during the predetermined test period.

15

17. The method of reducing error signals in a flat panel display of Claim 13 wherein the error signals are generated during operation of the flat panel display and the column signals used in generating the error signals are incorporated in an image generated on the flat panel display.

20

18. The method of reducing error signals in a flat panel display of Claim 17 wherein the reference signal corresponds with the magnitude of the signal on the identified column.


19. The method of reducing error signals in a flat panel display of Claim 13 wherein one of the pixel columns of each of the driving means is identified for monitoring.

25


20. The method of reducing error signals in a flat panel display of Claim 13 wherein each of the columns of each of the driving means is identified for monitoring.

21. The method of reducing error signals in a flat panel display of Claim 13 wherein the error signals are generated over short periods of time during operation of the flat panel display so as to not be visually obtrusive upon an image generated on the flat
5 panel display.

1/6



2/6







Fig. 3

4/6

*Fig. 4*

5/6





Fig. 5

6/6

*Fig. 6*

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 95/08892

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 G09G3/36

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 18 no. 36 (P-1678) ,19 January 1994 & JP,A,05 265405 (FUJITSU LTD.) 15 October 1993, see abstract ---	1-4,9, 13,15
A	EP,A,0 462 333 (INTERNATIONAL BUSINESS MACHINES CO.) 27 December 1991 see column 4, line 23 - column 5, line 29 see column 6, line 8 - line 33 see figures 4,7 ---	1-5,13, 15
A	EP,A,0 570 001 (K.K. TOSHIBA) 18 November 1993 see page 12, line 32 - line 49 see figures 8-10 ---	1,13
A	EP,A,0 551 910 (K.K. TOSHIBA) 21 July 1993 -----	

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- * & * document member of the same patent family

Date of the actual completion of the international search

15 November 1995

Date of mailing of the international search report

22.11.95

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Farricella, L

INTERNATIONAL SEARCH REPORT

Information on patent family members

Inter nal Application No

PCT/US 95/08892

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP-A-462333	27-12-91	DE-D-	69012110	06-10-94

EP-A-570001	18-11-93	JP-A-	6180564	28-06-94
		US-A-	5434599	18-07-95

EP-A-551910	21-07-93	JP-A-	5189994	30-07-93
		US-A-	5396123	07-03-95
